



# Third Workshop on Dependable and Secure Nanocomputing

Monday June 29, 2009, Estoril, Lisbon, Portugal

[www.laas.fr/WDSN09](http://www.laas.fr/WDSN09)

Organizers: Jean Arlat, LAAS-CNRS, Université de Toulouse, France  
Cristian Constantinescu, AMD, Fort Collins, CO, USA  
Ravishankar K. Iyer, UIUC, Urbana-Champaign, USA  
Johan Karlsson, Chalmers University of Technology, Göteborg, Sweden  
Michael Nicolaïdis, TIMA, Université de Grenoble, France

## — Final Program —

8:30 - 10:00 <b>Session 1</b> <i>Opening and Invited Talks</i>	<b>Moderator: Jean Arlat</b> <ul style="list-style-type: none"><li>Introduction to the Workshop <i>Jean Arlat, Cristian Constantinescu, Ravishankar K. Iyer, Johan Karlsson, Michael Nicolaïdis</i></li><li>Dependable Design in Nanoscale CMOS Technologies: Challenges and Solutions <i>Vikas Chandra, ARM R&amp;D, San Jose, CA, USA</i></li><li>Trading Off Dependability and Cost for Nanoscale High Performance Microprocessors: The Clock Distribution Problem <i>Cecilia Metra, Università di Bologna, Italy</i></li></ul>
10:00 - 10:30	<b>Coffee Break</b>
10:30 - 12:00 <b>Session 2</b> <i>Reliability Issues and Assessment</i>	<b>Moderator: Johan Karlsson</b> <ul style="list-style-type: none"><li>Scaling Effects on Neutron-Induced Soft Error in SRAMs Down to 22nm Process <i>Eishi Ibe, Hitoshi Taniguchi, Yasuo Yahagi, Ken-ichi Shimbo, Tadanobu Toba; Hitachi Ltd, Yokohama, Japan</i></li><li>On CMOS Circuit Reliability from MOSFETs and Input Vectors <i>Valeriu Beiu<sup>1,2</sup>, Walid Ibrahim<sup>1,3</sup>; <sup>1</sup> UAE University, Al-Ain, UAE; <sup>2</sup> University of Ulster, Londonderry, UK; <sup>3</sup> Carleton University, Ottawa, Canada</i></li><li>Impact of Manufacturing Defects on Carbon Nanotube Logic Circuits <i>Daniel Gil, David de Andrés, Juan-Carlos Ruiz, Pedro Gil; Universidad Politécnica de Valencia, Spain</i></li><li>Enhanced Fault Coverage Analysis Using ABVFI <i>Scott Bingham, John Lach; University of Virginia, Charlottesville, USA</i></li></ul>
12:00 - 13:30	<b>Lunch</b>
13:30 - 15:00 <b>Session 3</b> <i>Resilience Enhancement Techniques</i>	<b>Moderator: Michael Nicolaïdis</b> <ul style="list-style-type: none"><li>Achieving Degradation Tolerance in a Hardware Accelerator with Parallel Functional Units <i>Tomohiro Yoneda, National Institute of Informatics, Tokyo; Masashi Imai, University of Tokyo; Hiroshi Saito, University of Aizu; Atsushi Matsumoto, Tohoku University, Sendai; Japan</i></li><li>Software Mechanisms for Tolerating Soft Errors in an Automotive Brake-controller <i>Daniel Skarin, Johan Karlsson; Chalmers University of Technology, Göteborg, Sweden</i></li><li>Power Efficient Redundant Execution for Chip Multiprocessors <i>Pramod Subramanyan<sup>1</sup>, Virendra Singh<sup>1</sup>, Kewal Saluja<sup>2</sup>, Erik Larsson<sup>3</sup>; <sup>1</sup> Indian Institute of Science, Bangalore, India; <sup>2</sup> University of Wisconsin-Madison, USA; <sup>3</sup> Linköping University, Sweden</i></li><li>On the Stability and Robustness of Non-Synchronous Circuits with Timing Loops <i>Matthias Függer, Gottfried Fuchs, Ulrich Schmid, Andreas Steininger; Vienna University of Technology, Austria</i></li></ul>
15:00 - 15:30	<b>Coffee Break</b>
15:30 - 17:00 <b>Session 4</b> <i>Panel: Scaling Towards Nanometer Size Devices: Issues and Solutions and Closing</i>	<b>Moderator: Cristian Constantinescu</b> <b>Panelists:</b> <ul style="list-style-type: none"><li><i>Jacob A. Abraham, University of Texas, Austin, USA</i> Dependable Systems with Nanometer Scale Technologies: What is Different?</li><li><i>Valeriu Beiu UAE, University, Al-Ain, UAE and University of Ulster, Londonderry, UK</i> Why Brain-inspired Architectures Could Save the Day?</li><li><i>Helia Naeimi, Intel Corporation, Santa Clara, CA, USA</i> Cross-Layer Resiliency for Nano-scale Technology</li><li><i>Arun Somani, Iowa State University, Ames, USA</i> Aggressive and Adaptive Mitigation Techniques may be Key to the Solution</li><li><i>Seongmoon Wang, NEC Laboratories America, Princeton, NJ, USA</i> Now Silicon is Cheap, but Testing is Expensive</li></ul>
	<b>Workshop Wrap-Up</b>

NB. Contributions with several authors: **Presenter** shown in Boldface characters

Update: Tuesday July 31, 2009