



Third Workshop on Dependable and Secure Nanocomputing

Monday June 29, 2009, Estoril, Lisbon, Portugal www.laas.fr/WDSN09

Organizers: Jean Arlat, LAAS-CNRS, Université de Toulouse, France
 Cristian Constantinescu, AMD, Fort Collins, CO, USA
 Ravishankar K. Iyer, UIUC, Urbana-Champaign, USA
 Johan Karlsson, Chalmers University of Technology, Göteborg, Sweden
 Michael Nicolaidis, TIMA, Université de Grenoble, France

— Final Program —

<p>8:30 - 10:00 Session 1 <i>Opening and Invited Talks</i></p>	<p>Moderator: Jean Arlat</p> <ul style="list-style-type: none"> Introduction to the Workshop <i>Jean Arlat, Cristian Constantinescu, Ravishankar K. Iyer, Johan Karlsson, Michael Nicolaidis</i> Dependable Design in Nanoscale CMOS Technologies: Challenges and Solutions <i>Vikas Chandra, ARM R&D, San Jose, CA, USA</i> Trading Off Dependability and Cost for Nanoscale High Performance Microprocessors: The Clock Distribution Problem <i>Cecilia Metra, Università di Bologna, Italy</i>
<p>10:00 - 10:30</p>	<p style="text-align: center;">Coffee Break</p>
<p>10:30 - 12:00 Session 2 <i>Reliability Issues and Assessment</i></p>	<p>Moderator: Johan Karlsson</p> <ul style="list-style-type: none"> Scaling Effects on Neutron-Induced Soft Error in SRAMs Down to 22nm Process <i>Eishi Ibe, Hitoshi Taniguchi, Yasuo Yahagi, Ken-ichi Shimbo, Tadanobu Toba; Hitachi Ltd, Yokohama, Japan</i> On CMOS Circuit Reliability from MOSFETs and Input Vectors <i>Valeriu Beiu^{1,2}, Walid Ibrahim^{1,3}; ¹ UAE University, Al-Ain, UAE; ² University of Ulster, Londonderry, UK; ³ Carleton University, Ottawa, Canada</i> Impact of Manufacturing Defects on Carbon Nanotube Logic Circuits <i>Daniel Gil, David de Andrés, Juan-Carlos Ruiz, Pedro Gil; Universidad Politécnica de Valencia, Spain</i> Enhanced Fault Coverage Analysis Using ABVFI <i>Scott Bingham, John Lach; University of Virginia, Charlottesville, USA</i>
<p>12:00 - 13:30</p>	<p style="text-align: center;">Lunch</p>
<p>13:30 - 15:00 Session 3 <i>Resilience Enhancement Techniques</i></p>	<p>Moderator: Michael Nicolaidis</p> <ul style="list-style-type: none"> Achieving Degradation Tolerance in a Hardware Accelerator with Parallel Functional Units <i>Tomohiro Yoneda, National Institute of Informatics, Tokyo; Masashi Imai, University of Tokyo; Hiroshi Saito, University of Aizu; Atsushi Matsumoto, Tohoku University, Sendai; Japan</i> Software Mechanisms for Tolerating Soft Errors in an Automotive Brake-controller <i>Daniel Skarin, Johan Karlsson; Chalmers University of Technology, Göteborg, Sweden</i> Power Efficient Redundant Execution for Chip Multiprocessors <i>Pramod Subramanyan¹, Virendra Singh¹, Kewal Saluja², Erik Larsson³; ¹ Indian Institute of Science, Bangalore, India; ² University of Wisconsin-Madison, USA; ³ Linköping University, Sweden</i> On the Stability and Robustness of Non-Synchronous Circuits with Timing Loops <i>Matthias Függer, Gottfried Fuchs, Ulrich Schmid, Andreas Steininger; Vienna University of Technology, Austria</i>
<p>15:00 - 15:30</p>	<p style="text-align: center;">Coffee Break</p>
<p>15:30 - 17:00 Session 4 <i>Panel: Scaling Towards Nanometer Size Devices: Issues and Solutions and Closing</i></p>	<p>Moderator: Cristian Constantinescu</p> <p>Panelists:</p> <ul style="list-style-type: none"> Jacob A. Abraham, University of Texas, Austin, USA Dependable Systems with Nanometer Scale Technologies: What is Different? Valeriu Beiu UAE, University, Al-Ain, UAE and University of Ulster, Londonderry, UK Why Brain-inspired Architectures Could Save the Day? Helia Naeimi, Intel Corporation, Santa Clara, CA, USA Cross-Layer Resiliency for Nano-scale Technology Arun Somani, Iowa State University, Ames, USA Aggressive and Adaptive Mitigation Techniques may be Key to the Solution Seongmoon Wang, NEC Laboratories America, Princeton, NJ, USA Now Silicon is Cheap, but Testing is Expensive <p>Workshop Wrap-Up</p>

NB. Contributions with several authors: **Presenter** shown in Boldface characters